TOPICAL REVIEW

Three-dimensional silicon micromachining

S Azimi$^{1,3}$, J Song$^1$, Z Y Dang$^1$, H D Liang$^1$ and M B H Breese$^{1,2}$

$^1$ Department of Physics, Centre for Ion Beam Applications (CIBA), National University of Singapore, 117542, Singapore
$^2$ Singapore Synchrotron Light Source (SSLS), 5 Research Link, National University of Singapore, 5 Research Link, 117603, Singapore
E-mail: g0800837@nus.edu.sg

Received 8 June 2012, in final form 2 August 2012
Published 25 September 2012
Online at stacks.iop.org/JMM/22/113001

Abstract
A process for fabricating arbitrary-shaped, two- and three-dimensional silicon and porous silicon components has been developed, based on high-energy ion irradiation, such as 250 keV to 1 MeV protons and helium. Irradiation alters the hole current flow during subsequent electrochemical anodization, allowing the anodization rate to be slowed or stopped for low/high fluences. For moderate fluences the anodization rate is selectively stopped only at depths corresponding to the high defect density at the end of ion range, allowing true three-dimensional silicon machining. The use of this process in fields including optics, photonics, holography and nanoscale depth machining is reviewed.

(Some figures may appear in colour only in the online journal)

1. Introduction

Silicon machining may be defined as the ability to produce patterned structures on or beneath the wafer surface [1], allowing the fabrication of components which are important in many fields like micro/nano-electro-mechanical systems (M/NEMS) [2], silicon photonics [3], microelectronics [4, 5], biology [6], etc. Fabricating such micro- and nano-scale structures such as wires, waveguides, bridges or cantilevers is an important constituent component for these research fields and much effort has been devoted for device design, fabrication and integration for developing future micro/nanotechnologies.

Fabricating complex, arbitrary-shaped silicon structures in three dimensions (3D) is of great importance for different mechanical, electronic and optical devices. Various techniques have been described in the literature for 3D silicon micro/nanofabrication. Surface machining which uses deposited thin films or SOI wafers may be used [7, 8]. The top layer is selectively etched using mask patterns; then the sacrificial layer is removed, producing free-standing silicon structures. This approach uses SOI (silicon-on-insulator) wafers which makes it expensive, or depositing polysilicon layers which results in non-crystalline silicon structures. The cavity-SOI (CSOI) technique uses a thin wafer bonded with another wafer having pre-etched cavities for making free-standing structures on bulk silicon. The 3D structures are etched in the thinned device layer above the cavities located in the handle wafer [9]. Focused ion beams (FIB) [10, 11] are used for silicon surface milling by scanning the beam over the sample to etch arbitrary shape patterns. 3D fabrication is possible using a FIB combined with other methods [12, 13]. Both surface machining and FIB techniques are unable to fabricate 3D structures within the bulk of the wafer. The most common method for bulk silicon micro/nano-machining is deep reactive ion etching (DRIE) [14], used for making structures with vertical sidewalls [15]. However, it is limited in fabricating complex 3D structures. Other techniques such as grey scale, multiple lithography, or controlling the degree of under-etching can help to make curved silicon structures [16–19]. For fabricating free-standing structures on bulk silicon using DRIE, SOI wafers [20] or CSOI technology

$^3$ Author to whom any correspondence should be addressed.
2. Modes of ion irradiation

The use of a microprobe to provide a small MeV ion beam spot which is then scanned over a small sample area is well established, and used for microanalysis and also for direct beam writing (also called proton beam writing). It is very flexible, enabling high spatial resolution and direct fluences to be used in the same area. It does however suffer from the usual problems of all direct write processes, such as limited scan size (typically 1 mm), small throughput owing to the low beam current (typically a few pA) and non-uniform irradiated areas if the beam current fluctuates.

A simple modification to the standard operation of a nuclear microprobe provides a means of solving these problems, allowing rapid irradiation of large wafer areas with high-energy ions in crystalline materials, at the surface and along their trajectory [24–28]. The defect density in silicon due to ion irradiation depends on many factors; defects can be stable or they may agglomerate into more stable divacancies and other vacancy or impurity-related centres. Many types of defects act as trap levels where charge carriers undergo recombination, so reducing the hole density and increasing the resistivity along the ion trajectories. Ion irradiation thus reduces the electrical hole current flowing through these regions during subsequent electrochemical anodization, slowing down or completely stopping the formation of PSi.

This process uses p-type silicon within a range of resistivity from $\rho \sim 0.01 \, \Omega \, cm$ (doping density $\sim 10^{19} \, cm^{-3}$) to 1 $\Omega$ cm (doping density $\sim 2 \times 10^{16} \, cm^{-3}$). The lower resistivity wafers are ideal for machining different surface topographies, such as patterned Bragg reflectors, concave micromirrors and holographic surfaces, since the etch rate is proportional to the fluence. Higher resistivity wafers are more suitable in silicon photonics where the lower doping density gives lower scattering losses from free carriers. While a similar process has been used to machine III–V semiconductors such as [29, 30], here we focus on machining and patterning of silicon.
3. Surface patterning of low resistivity p-type wafers

Figures 2(a) and (b) show cross-sectional SEMs of a low resistivity (0.02 Ω cm) p-type wafer irradiated with different fluences of 2 MeV protons along a 4 μm wide line [32]. A progressive height difference between the underlying irradiated surface and that of the unirradiated background is observed, owing to a reduction in the etch current at irradiated areas due to a reduced anodization rate with fluence. This behaviour is used to fabricate a range of different components in low resistivity wafers, utilizing the different properties of the irradiated and unirradiated PSi or the underlying silicon surface relief pattern.

3.1. Distributed Bragg reflectors

The ability to alter the porosity/refractive index of PSi in a periodic manner by alternately raising and lowering the etch current density during anodization is used to produce distributed Bragg reflectors, in which each layer is a quarter of the optical thickness of one incident wavelength [33, 34]. By sandwiching a half wavelength PSi layer between two such DBRs, a resonant cavity is formed which can narrow and enhance the PL emitted [35]. Low resistivity (0.001–0.1 Ω cm) p-type wafers are typically used for this as a greater range of refractive index can be produced by changing the anodization current density [36].

Patterned irradiation with MeV ions introduces an extra flexibility into DBR fabrication by allowing selectively irradiated areas to have different reflective wavelengths, owing to the reduced etch current flowing after irradiation. In figures 2(a) and (b), the reduction in anodization current at irradiated regions results in thinner layers in the PSi DBR. Figure 2(c) shows a linear relationship between the DBR reflected wavelength and fluence, allowing local tuning of the reflected wavelengths. Figure 2(d) shows an example of the patterned DBR with 10 μm square pixels. Figure 2(e) and (f) show more complex examples of patterned DBRs made with direct writing. When the large area irradiation facility described above is used, it allows patterned DBRs with micrometre resolution over large areas.

From figures 2(a) and (b), irradiation not only produces a region where etching is slower and therefore thinner layers in the DBR, but also the zone between the unirradiated and irradiated regions becomes progressively more tilted with fluence. This feature is used to produce arrays of 3D DBR pixels with tunable tilt-angles of the boundary regions, allowing different reflected wavelengths from the sides as well as the tops of the pixels [38]. Figure 3(a) shows an array of such pixels where the top, flat surface and tilted sides are seen. Figure 3(b) shows the effect of white light illumination from the top and from the left side. A higher fluence is used in fabricating the upper row than the lower row, resulting in the central reflected wavelength from the tops of the upper row pixels being more blue-shifted. Suitable
side illumination produces red-shifted reflected light from the lower pixel boundary compared to the top surface, owing to the longer path length through the tilted DBR. Figures 3(c) and (d) show examples of patterned DBRs, comprising arrays of pixels, each of which is fabricated utilizing the controlled tilt angle of an etched boundary. This enables ‘white’ DBRs to be produced by inducing a change in layer thickness at a boundary with etch depth, leading to a wide range of reflected wavelengths, figure 3(c). This process also enables patterned areas of DBRs showing different patterns at different tilts or with different angles of illuminated light, figure 3(d).

3.2. Surface machining of small surface steps

The same irradiation and anodization process is used for fabricating silicon surface relief structures in low resistivity wafers, such as single/multiple step heights, concave surfaces or free-standing films and structures. It only requires the additional final step of removing the etched PSI, typically using dilute potassium hydroxide (KOH) [39–41]. Different ion fluences may be used to machine silicon surfaces with precisely controlled heights, and a high fluence may completely stop the etching at the irradiated regions [39]. The relationship between irradiation fluence and reduced PSI formation rate follows that shown in figure 2(c), and using this method the ‘checkerboard’ silicon surface pattern shown in figure 4(a) was fabricated by irradiating two sets of orthogonal bars with different fluences using direct writing [39].

While in this case, steps up to several micrometres are produced, by carefully controlling the fluence and anodization depth, step heights of only hundreds or tens of nanometres can be similarly machined. This can be done using either direct writing or a patterned photoresist in conjunction with large area irradiation to fabricate multi-step height patterns with low roughness due to the highly uniform fluence. Figure 4(b) shows such an example of a range of step heights produced in this way. The silicon surface looks rough, largely because of small pieces of PSI sticking to the surface which are not easily removed. To remove all remaining traces of PSI and further smoothen the silicon surface, thermal oxidation is used [42, 43], after which the same surface in figure 4(c) is much smoother. Figure 4(d) shows a single step of less than 20 nm, fabricated using a similar process.

3.3. Computer-generated holography

Computer-generated holograms (CGH) are used as diffractive-optical elements for storage of digital data and images [44], precise interferometric measurements [45], pattern recognition [46], data encryption [47] and three-dimensional displays [48]. They are described mathematically by computing the phase and amplitude information of the wave propagation produced by an object, rather than physically recording it. A binary surface relief CGH pattern may be machined in silicon [40] by patterning using photolithography with suitable computed patterns, and then irradiating over a large area. After anodization and removing the PSI layer, a binary surface relief CGH pattern is revealed, figure 5(a). Figures 5(b), (c) and (d) show examples of reconstructed images from such CGH patterns on silicon by reflecting a red (650 nm) laser off the CGH pattern onto a viewing screen. It is hard to record CGH patterns with variable pixel modulation of both amplitude and phase, so existing recording techniques generally modulate in an on/off binary manner, as in figure 5. Since our micromachining process can varyingly modulate the...
amplitude of reflected light over a wide range by controlling the surface roughness [49], it may provide a means of modulating both reflected light intensity and phase.

3.4. Free-standing structures

By extending the above process, free-standing silicon structures can be fabricated simply by continued anodization which results in completely undercut irradiated structures. The wafer is first patterned with a photoresist with the inverse pattern of the desired free-standing structure, and then irradiated with a high ion fluence to completely stop PSi formation during subsequent anodization. Thus, PSi forms only at unirradiated regions, figure 6(a), and after etching beyond the ion penetration depth, the irradiated regions become undercut. Once they are fully undercut, the surrounding PSi is removed to detach the structure from the silicon substrate. The thickness of the free-standing structure is thus controlled by the ion end-of-range depth, which depends on the ion type and energy. Figures 6(b) and (c) show a free-standing 3.5 μm thick silicon grid fabricated using 600 keV helium ions. Figure 6(d) shows an optical micrograph of many 3.5 μm thick, 5 μm wide silicon bars.

3.5. Micromirrors—spherical surface patterning

A concave surface profile with micrometre-scale dimensions is of interest because of its ability to focus incoming light into a spot. Concave mirrors act like optical tweezers to trap/push particles with the optical gradient/scattering force [50, 51] and may be used as a variable optical attenuator [52] or to produce an enhanced and localized light signal for parallel low loss optical interconnect systems [53].
ability to controllably fabricate 3D lines and wires is highly desirable for coupling between circuits at different depths and allowing better 3D integration and packing density of photonic devices with each other and with microelectronic components. It would also allow new options for the design and fabrication of high-aspect ratio, multilevel microstructures in silicon for optoelectronic and in micro-electromechanical systems and in fabricating photonic crystals [54].

A variety of complex shapes, curved or multilevel silicon wires and structures can be fabricated with our process, making use of the fact that for high-energy protons the defect generation rate is more than ten times higher at the end-of-range compared to the trajectory closer to the surface [55]. By controlling moderate fluences within each point of an irradiated area, the resistivity can be increased locally [56] at the end-of-range, figure 8(a). During subsequent etching the flow of electrical holes from the back surface bends around the high defect regions to the front surface. As a result PSi forms around these regions, leaving the core region intact, with a size and depth depending on the proton fluence and energy, figure 8(b). Figure 8(c) shows a schematic of different types of 3D free-standing structures which can be fabricated using this approach.

Figures 9(a) and (b) show examples of long, free-standing lines and curved lines created using 1 MeV protons to produce end-of-range core regions at a depth of 15 μm, beneath the silicon surface. After etching beyond the core depth, free-standing wires were released by removing the PSi. Microstructures curved in the vertical plane can be similarly micromachined, with the addition of a thin, patterned grey-scale resist mask with tapered edges, figure 8(c), part (ii). The resist is thin enough, so that protons can penetrate the underlying silicon. Because of the resist thickness, the proton end-of-range depth in the silicon is modified according to the resist profile. Such spatial variations of the end-of-range enable 3D silicon microstructures which are curved in the vertical direction, see figures 9(c) and (d).

Similarly, patterned photoresists with sloping sidewalls may be used to vary the proton end-of-range laterally to fabricate silicon lines with nano-sized tips [57], figure 9(e). The flat top of the photoresist is thick enough to completely stop the incoming ions from reaching the underlying silicon. However, ions are able to penetrate the photoresist thinner sloping sidewalls to reach the silicon beneath, producing sloping silicon lines following the photoresist profile. Multiple energy proton irradiation can be used to create localized defect cores at different depths within the silicon wafer to fabricate multilevel 3D structures, figure 8(c), part (iii). Figure 9(f) shows two-level silicon wire arrays fabricated using this method.

4.1. Waveguides for silicon photonics

Several different types of silicon waveguides have been fabricated in 1–10 W cm p-type silicon using the approach described above, either with direct writing [58] or large area irradiation. Figure 10(a) shows silicon-on-oxidized-porous-silicon (SOPS) strip waveguides with high-index contrast
produced using direct writing [59]. A low surface roughness of 3 nm rms is achieved after subsequent oxidation, resulting in measured propagation losses of ~1 dB cm−1, the lowest reported loss for SOPS waveguides. Figure 10(a) shows three such waveguides formed with different proton fluences, where the oxide cladding is seen. The core size depends on the proton fluence, so consequently the propagation loss also depends on the fluence. A fluence of 1015 cm−2 produced the largest core and so the lowest loss, though not just because of the larger size but also because of the greater likelihood of a uniform irradiation at higher fluences.

The effect of oxidation on the propagation loss and surface roughness was also studied on similar waveguides fabricated using large area irradiation with 250 keV protons, figure 10(b) [60]. A thin thermal oxide is formed around the core of the waveguide, enabling the symmetric reduction of core size and roughness on all sides. Significant loss reduction from about 10 to 1 dB cm−1 is obtained after oxidation smoothening.

A single-mode Bragg cladding rib waveguide is also demonstrated in 0.02 W cm silicon [61], which consists of PSi layers with a low refractive index core that is bounded by DBRs comprising eight bilayers of alternating high and low refractive index. Irradiation acts to reduce the thickness of PSi formed, as described in section 3, creating an optical barrier needed for lateral confinement. Single mode guiding with losses as low as approximately 1 dB cm−1 was obtained over a broad range of wavelengths, offering a possible method for monolithic integration of Bragg waveguides in silicon, without multiple processes of depositing alternating materials.

5. Conclusions

We have demonstrated a range of micromachined structures which can be produced using various modes of irradiation based around the central principle of using ion irradiation as a means of locally varying and controlling the flow of a hole current during electrochemical anodization by introducing a defect profile which can be varied both in depth and laterally. This has enabled us to produce a range of two- and three-dimensional silicon microstructures for a variety of research fields.

Acknowledgments

We wish to thank Drs E J Teo, Dharmalingam Mangaiyarkarasi and Ow Yueh Sheng for their contributions to the work described in this review.

References

[7] Bühler J, Steiner F P and Baltes H 1997 J. Micromech. Microeng. 7 R1